Add config option to switch between asm syntaxes

Signed-off-by: Rafael Ravedutti <rafaelravedutti@gmail.com>
This commit is contained in:
Rafael Ravedutti 2021-08-09 21:37:18 +02:00
parent effd961f29
commit 9d79f0248f
2 changed files with 12 additions and 5 deletions

View File

@ -21,6 +21,10 @@ else
DEFINES += -DPRECISION=2 DEFINES += -DPRECISION=2
endif endif
ifneq ($(ASM_SYNTAX), ATT)
ASFLAGS += -masm=intel
endif
ifneq ($(NEIGHBORS_LOOP_RUNS),) ifneq ($(NEIGHBORS_LOOP_RUNS),)
DEFINES += -DNEIGHBORS_LOOP_RUNS=$(NEIGHBORS_LOOP_RUNS) DEFINES += -DNEIGHBORS_LOOP_RUNS=$(NEIGHBORS_LOOP_RUNS)
endif endif
@ -70,7 +74,7 @@ $(BUILD_DIR)/%.o: %.c
$(BUILD_DIR)/%.s: %.c $(BUILD_DIR)/%.s: %.c
$(info ===> GENERATE ASM $@) $(info ===> GENERATE ASM $@)
$(Q)$(CC) -S $(CPPFLAGS) $(CFLAGS) $< -o $@ $(Q)$(CC) -S $(ASFLAGS) $(CPPFLAGS) $(CFLAGS) $< -o $@
$(BUILD_DIR)/%.o: %.s $(BUILD_DIR)/%.o: %.s
$(info ===> ASSEMBLE $@) $(info ===> ASSEMBLE $@)

View File

@ -1,18 +1,21 @@
# Supported: GCC, CLANG, ICC # Compiler tag (GCC/CLANG/ICC)
TAG ?= ICC TAG ?= ICC
# Enable likwid (true or false)
ENABLE_LIKWID ?= false ENABLE_LIKWID ?= false
# SP or DP # SP or DP
DATA_TYPE ?= DP DATA_TYPE ?= DP
# AOS or SOA # AOS or SOA
DATA_LAYOUT ?= AOS DATA_LAYOUT ?= AOS
# Assembly syntax to generate (ATT/INTEL)
ASM_SYNTAX ?= INTEL
# Number of times to run the neighbors loop on stubbed variant # Number of times to run the neighbors loop on stubbed variant
NEIGHBORS_LOOP_RUNS ?= 1 NEIGHBORS_LOOP_RUNS ?= 1
# Explicitly store and load atom types # Explicitly store and load atom types (true or false)
EXPLICIT_TYPES ?= false EXPLICIT_TYPES ?= false
# Trace memory addresses for cache simulator # Trace memory addresses for cache simulator (true or false)
MEM_TRACER ?= false MEM_TRACER ?= false
# Trace indexes and distances for gather-md # Trace indexes and distances for gather-md (true or false)
INDEX_TRACER ?= false INDEX_TRACER ?= false
# Vector width (elements) for index and distance tracer # Vector width (elements) for index and distance tracer
VECTOR_WIDTH ?= 8 VECTOR_WIDTH ?= 8