mirror of
https://github.com/ClusterCockpit/cc-metric-collector.git
synced 2024-11-14 05:57:25 +01:00
31 lines
905 B
Plaintext
31 lines
905 B
Plaintext
|
SHORT TLB miss rate/ratio
|
||
|
|
|
||
|
|
EVENTSET
|
||
|
|
FIXC0 INSTR_RETIRED_ANY
|
||
|
|
FIXC1 CPU_CLK_UNHALTED_CORE
|
||
|
|
FIXC2 CPU_CLK_UNHALTED_REF
|
||
|
|
PMC0 DTLB_MISSES_ANY
|
||
|
|
PMC1 L1D_ALL_REF_ANY
|
||
|
|
|
||
|
|
METRICS
|
||
|
|
Runtime (RDTSC) [s] time
|
||
|
|
Runtime unhalted [s] FIXC1*inverseClock
|
||
|
|
Clock [MHz] 1.E-06*(FIXC1/FIXC2)/inverseClock
|
||
|
|
CPI FIXC1/FIXC0
|
||
|
|
L1 DTLB request rate PMC1/FIXC0
|
||
|
|
L1 DTLB miss rate PMC0/FIXC0
|
||
|
|
L1 DTLB miss ratio PMC0/PMC1
|
||
|
|
|
||
|
|
LONG
|
||
|
|
Formulas:
|
||
|
|
L1 DTLB request rate = L1D_ALL_REF_ANY / INSTR_RETIRED_ANY
|
||
|
|
DTLB miss rate = DTLB_MISSES_ANY / INSTR_RETIRED_ANY
|
||
|
|
L1 DTLB miss ratio = DTLB_MISSES_ANY / L1D_ALL_REF_ANY
|
||
|
|
-
|
||
|
|
L1 DTLB request rate tells you how data intensive your code is
|
||
|
|
or how many data accesses you have on average per instruction.
|
||
|
|
The DTLB miss rate gives a measure how often a TLB miss occurred
|
||
|
|
per instruction. And finally L1 DTLB miss ratio tells you how many
|
||
|
|
of your memory references required caused a TLB miss on average.
|
||
|
|
|